

# High precision time measurement electronics for MRPC

ZHAO Lei

State Key Laboratory of Particle Detection & Electronics

University of Science and Technology of China

2019-08-26

UNIVERSITY OF SCIENCE AND TECHNOLOGY OF CHINA



## Content

- Readout scheme for MRPC
- Prototype design of readout electronics for MRPC
  - Estimation and simulation
  - Design of the pre-amplifier
  - Design of the high speed waveform digitizer
- Performance testing

# Content

### Readout scheme for MRPC

- Prototype design of readout electronics for MRPC
  - ♦ Estimation and simulation
  - ♦ Design of the pre-amplifier
  - ♦ Design of the high speed waveform digitizer
- Performance testing

# **MRPC Detector & Output signal**

- MRPC features high time precision
- Next generation:

enhanced from 60~70 ps to

20~ 30 ps

- Output signal:
  - High speed, rise edge <1</li>
  - Small amplitude: < 10 mV</p>

UNIVERSITY OF SCIENCE AND TECHNOLOGY OF CHINA

@ 50 Ω



Time (1 ns/div)

# **Readout electronics for MRPC**



- Requirement on the electronics:
  - > High measurement precision: time resolution of 10~15 ps
  - > High bandwidth of the front end electronics: >500 MHz
  - Low noise: the signal amplitude < 10 mV</p>
  - > Integrating multi channels within one module.

### Two methods for time measurement

#### Method 1: Time discrimination + TDC (Time-to-Digital Converter)



#### Method 2: Waveform digitization + Digital processing



Flash ADC  $\rightarrow$  Power consumption, density, cost



State Key Laboratory of Particle Detection and Electronics

 $\rightarrow$  Switched Capacitor Array (SCA)

## SCA based waveform digitization



## Content

### Readout scheme for MRPC

### Prototype design of readout electronics for MRPC

- ♦ Estimation and simulation
- ♦ Design of the pre-amplifier
- ♦ Design of the high speed waveform digitizer
- Performance testing

## Content

### Readout scheme for MRPC

### Prototype design of readout electronics for MRPC

#### Estimation and simulation

#### ♦ Design of the pre-amplifier

#### ♦ Design of the high speed waveform digitizer

#### Performance testing

### Noise estimation: high speed pre-amplifier



#### Key parameters:

- Bandwidth consideration: 500 MHz~ 1 GHz
- > Signal amplitude:  $5 \text{ mV} \rightarrow \text{Gain} > 20$
- > Noise Spectral Density (NSD) < 1.5 nV/  $\sqrt{Hz}$

> 
$$\sigma_t = \frac{t_r}{A} \times NSD \times \sqrt{BW}$$



### Noise estimation: waveform digitizer



#### Key parameters:

$$\qquad \sigma_t = \frac{\sigma V_i}{A} \times \sqrt{\frac{t_r}{F_s}} = \frac{\sigma V_i}{A} \times \sqrt{\frac{1}{3 \times BW \times F_s}}$$

- > Bandwidth (cable)  $\rightarrow$  550 MHz
- Enough samples of the leading
  edge → sampling rate (Fs): 5 Gsps
- Noise requirement < 1.5 mV</p>

A/mV	σV <sub>i</sub> /mV	BW/MHz	F <sub>s</sub> /GHz	σ <sub>t</sub> /ps
5	1	550	5	70
35	1	550	5	10
53	1.5	550	5	10
100	1.5	550	5	5.2

# **Performance** simulation

### Simulation test bench

- > Platform: MATLAB
- Input signal amplitude: 5 mV
- > NSD of pre-amp: 1.5 nV/ √Hz
- Gain: 20
- Noise of the waveform digitizer: 1.5 mV

#### Simulation results:

Time resolution is better than 10 ps

@ Fs> 3 Gsps

 When Fs is beyond 5 Gsps, time resolution is almost stable





## Content

### Readout scheme for MRPC

- Prototype design of readout electronics for MRPC
  - Stimation and simulation
  - Design of the pre-amplifier
  - ♦ Design of the high speed waveform digitizer
- Performance testing

### **Prototype of the pre-amplifier**

• Friis Equation:  $F = F_1 + \frac{F_2 - 1}{G_1} + \frac{F_3 - 1}{G_1 G_2} + \dots + \frac{F_n - 1}{G_1 G_2 \dots G_n}$ 

F is noise figure, G is the Gain. The noise of the main amplification and its preceding stages dominates the noise performance of the whole circuits.

#### Circuit scheme:



- Cascading of two amplification stages to achieve a total gain of >20
- Using high gain, low noise amplifier as the first stage
- Adding gain adjustment circuit to optimize the amplifier

### **Prototype of the pre-amplifier**

Two types of amplifiers are used and compared in prototype design.



### **Prototype of the pre-amplifier**



## Content

#### Readout scheme for MRPC

### Prototype design of readout electronics for MRPC

- Stimation and simulation
- ♦ Design of the pre-amplifier
- Design of the high speed waveform digitizer

### Performance testing

# Design of a 16 chl waveform digitizer

Block diagram:



- □ 16 channels per module
- □ Analog circuits: buffering for input signals, calibration signal generation
- □ Self Trigger Circuits: discrimination, self trigger signal for SCA readout
- □ Data Readout: USB or PXI interface

### **Analog Front End of waveform digitizer**



**T**wo amplifiers are employed for comparison

- **Using switches to select among:**
- (1) Analog input signal
- 2 DC voltage from DAC for calibration
- ③ Sine wave signal for calibration

# **Analog Front End**







VERSITY OF SCIENCE AND TECHNOLOGY OF CHINA

## Sampling: SCA – DRS4



UNIVERSITY OF SCIENCE AND TECHNOLOGY OF CHINA AEVOLUL OL OCIENCE

R(n-1)

R(n-1)

### Quantization



Parameter	
Channel no	8
-3dB BW	325 MHz
Sampling speed	50 Msps
resolution	14 bits
ENOB	11.8 bits
FSR	< 2 Vpp



### **Calibration & correction**

(1) DC Offset Variation Error

(2) Uneven Sampling Intervals







# **Calibration of DC offset**



UNIVERSITY OF SCIENCE AND TECHNOLOGY OF CHINA

### **Calibration of Uneven Sampling Interval**



# **Time measurement**



- > Pulse width from disc: 1 ns
- > Adjustable delay for readout
- Based on ROI (Region of Interest)
- Counter for coarse time measurement



High speed discriminator:

- > Speed: 800 Mbps
- Delay: 1.8 ns



# Logic design in FPGA

#### Structure



# **Real-time signal processing**

- Signal processing:
  - > Amplitude error correction
  - FIR filtering
  - Time error correction



DC offset Gain Amplitude correction  $\rightarrow k_1 \rightarrow \cdots \rightarrow k_{1023}$ coefficients bo > b1 →b1023 coefficients k0-Read control Read control Stop Correction coefficients stored Position 32 bits 16 bits Reg signed integer unsigned integer in a ring Reg Reg Align the data according to Data Req ╉ Reg the stop position truncation Data input Reg Processing: Multiplier + Multadd 14 bits unsigned integer Adder

### **Time measurement**



coarse time measurement logic

- Counting clock: dtap
- Double edge counting to avoid metastability
- Counter width: 24 bits, range ~ 3.4s
- Common counters shared by multiple channels



# **Data packaging and transfer**

Header	F0F0
Coarse time [23:12]	12 bit
Coarse time [11:0]	12 bit
Stopping position	10 bit
reserved	C3C3
Digitized waveform	16 bits
Digitized waveform	16 bits



- Two layers of data buffering based on token ring, to enhance the data transfer efficiency
- When all the data from the FIFO is read out (empty), the token is released to the next channel

### Photograph of the waveform digitizer



# Content

- Readout scheme for MRPC
- Prototype design of readout electronics for MRPC
  - ♦ Estimation and simulation
  - ♦ Design of the pre-amplifier
  - ♦ Design of the high speed waveform digitizer
- Performance testing

### **Performance testing**



# **Testing of the pre-amplifier**



# Testing of the waveform digitizer



# Testing of the waveform digitizer



# **Sampling time interval**

Mismatch exists among sampling cells



- INL: -709 ps ~ 513 ps
- DNL: -19 ps~15.9 ps



### **Time interval correction effect**









NIM.A. vol. 916, 2019, pp. 71

### **Time measurement performance**



global calibration & correction, 5 ps RMS

OF SCIENCE AND TECHNOLOGY OF CHINA



Local calibration & correction, 14.3 ps RMS



### **Time measurement performance**



## **Time measurement performance**

500

400

300

200

100

0

8

7

6

3

2

100

200

300

RMS (ps)

Count

1000 mV

3 ps

RMS

-0.22

-0.2

Time Interval (ns)

-0.18



 Time resolution vs different input amplitude:

- ➤ 100 mV: 6.5 ps
- ➢ 1000 mV: 3 ps
- ➤ 100~1000 mV: < 8 ps/ 7 ps</p>

600

500

Amplitude (mV)

400

700

800

900

1000

RMS=3 ps

-0.16

直接驱动

分压驱动

# **Performance test results**



# Conclusion

- Higher time precision is the key parameter of next generation MRPC and other fast detectors.
- Challenges for the readout electronics include high bandwidth, low noise, and high time precision.
- High speed waveform digitization is an important research direction, since all the detailed information can be obtained, and high precision time measurement can be achieved through digital signal processing on the digitized waveform.
- SCA-based waveform digitization exhibits low power consumption and complexity.
- Prototypes are designed and tested, and a time resolution of < 10 ps is achieved.
- Modification and improvement will be made on the electronics in the next version design.



